No description available.

This circuit verifies the advantages of CDMA over TDMA and FDMA. It is comprised of a transmitter and receiver side design.

The transmitter side consists of several devices such as 74HC165BQ which is a high-speed Si-gate CMOS device for parallel-to-serial data conversion and this device complies with JEDEC standard number 7A. The 74HC93D is also a high-speed Si-gate CMOS device for frequency division and multistage asynchronous and synchronous counting. The 74LV08PW-Q100 is a low-voltage Si-gate CMOS device designed for applications that needs quad 2-input AND gates. The dual d-type flip-flop (74LV74D) has asynchronous active LOW inputs that operates independently since the clock input is using the set and reset functions. The receiver side is comprised of serial-to-parallel data converters such as 74LV164D which is used to demodulate signals. The 74F521 is a comparator that compares two 8-bit identity data, expandable to any word length. The D flip-flops is a latch circuit which is used to obtain correct output signals.

The entire system maximizes communication channel for more efficient data transfer. CDMA allows the users to transmit and receive data over a single communication medium which increases immunity to interferences. The evolution of this system leads us to build more sophisticated technology of telecommunication where almost all people around the world are interconnected not only through voice but also with real-time images.